TY  - BOOK
AU  - "Cavanagh, Joseph"
TI  - Verilog HDL Digital Design and Modeling
SN  - 1420051547
CY  - CRC 
N1  - includes index and biblioraphy
ER  -